What is 74HC162?


This is Presettable synchronous BCD decade counter synchronous reset.

The up/down counter can be thought of as a combination of two counters - one that counts up and another that counts down. The direction of the counting is determined by a control signal that is applied to the counter. When the control signal is high, the counter counts up, and when the control signal is low, the counter counts down.


[PDF] Complete Technical Details can be found in the 74HC162 datasheet provided at this page.

Summary in PDF File


INTEGRATED CIRCUITS DATA SHEET For a complete data sheet please also download The IC06 74HC HCT HCU HCMOS Logic Family Specifications The IC06 74HC HCT HCU HCMOS Logic Package Information The IC06 74HC HCT HCU HCMOS Logic Package Outlines 74HC HCT162 Presettable synchronous BCD decade counter synchronous reset Product speci cation File under Integrated Circuits IC06 December 1990 Philips Semiconductors Product speci cation Presettable synchronous BCD decade counter synchronous reset FEATURES Synchronous counting and loading Two count enable inputs for n bit cascading Positive edge triggered clock Synchronous reset Output capability standard ICC category MSI GENERAL DESCRIPTION The 74HC HCT162 are high speed Si gate CMOS devices and are pin compatible with low power Schottky TTL LSTTL They are specified in compliance with JEDEC standard no 7A The 74HC HCT162 are synchronous presettable decade counters which feature an internal look ahead carry and can be used for high speed counting Synchronous operation is provided by having all flip flops clocked simultaneously on the positive going edge of the clock CP The outputs Q0 to Q3 of the counters may be preset to a HIGH or LOW level A LOW level at the p

Datasheet Download (PDF)


[ Detailed Data ]


The basic design of an up/down counter involves using a set of flip-flops connected in a specific way. The flip-flops are used to store the current count value, and the input to each flip-flop is derived from the output of the previous flip-flop. When the counter is in the up-counting mode, the flip-flops are connected to a logic circuit that generates a signal to increment the count value by one for each clock pulse. When the counter is in the down-counting mode, the flip-flops are connected to a logic circuit that generates a signal to decrement the count value by one for each clock pulse.

Manufacturers : Philips

PHILIPS - 74HC162 Datasheet PDF

PHILIPS 74HC162 DATA

Presettable synchronous BCD decade counter synchronous reset

More Search







Datasheet 74HC162.PDF DownLoad ( PHILIPS )


[ Home ]